## Chapter 2

Instruction Set

## Instruction Set Architecture

- Does not include information as to how microprocessor is designed or implemented
- Includes microprocessor instruction set, which would be the set of all assembly languages instructions.
- Also includes the complete set of accessible registers.
- Programming languages are divided into three categories.
- High level languages hide the details of the computer and operating system.
- Are also referred to as platform-independent.
- Examples include C++, Java, and Fortran
- Assembly language is an example of a lower level language.
- Each microprocessor has its own assembly language
- A program written in the assembly language of one microprocessor cannot be run on a different microprocessor


## Levels of Programming Languages

- Backward compatibility used in order to have old programs that ran on a old microprocessor, can run on a newer model.
- Assembly language can manipulate the data stored in a microprocessor.
- Assembly language are not platform independent


## Assemblers

- Every statement in assembly language however corresponds to one unique machine code instruction.
- The assembler converts source code to object code, and then the linking, and the loading of procedures occur.


## VARIOUS GROUPS OF INSTRUCTIONS

- DATA TRANSFER
- ARITHMATIC
- LOGICAL
- STACK
- BRANCHING
- MACHINE CONTROL
- INPUT-OUTPUT INSTRUCTION


### 3.2.4 Instruction Formats



## Addressing Modes

- Microprocessor needs memory address to access data from the memory.
- Assembly language may use several addressing modes to accomplish
 this task.


## Addressing Modes (contd)

## 1 Direct Mode

- Instruction includes memory access.
- CPU accesses that location in memory.

Example:
LDA 5000
Reads the data from memory location 5000, and stores the data in the CPU's accumulator.

## Addressing Modes（contd）

## 2 Register Indirect add Mode

－Address specified in instruction contains address where the operand resides．
Example：
MOV M，A

## Addressing Modes (contd)

## 3 Register Direct addressing Modes

- Does not specify a memory address. Instead specifies a register.

Example:
MOV B,C

## Addressing Modes (contd)

## 4 Immediate Mode

- The operand specified in this mode is the actual data it self. Example:
MVI A, 34H


## Addressing Modes (contd)

## 5 Implicit Mode

- Does not exactly specify an operand. Instruction implicitly specifies the operand because it always applies to a specific register. Example:

DAA, HLT

### 3.3 Instruction Set Architecture

## Design

To design a optimal microprocessor, the following questions and issues have to be addressed in order to come up with an optimized instruction set architecture for the CPU:

1. Completeness; does the instruction set have all of the instructions a program needs to perform its required task.
2. Issue of orthogonality, the concept of two instructions not overlapping, and thus not performing the same function.
3. The amount of registers to be added. More registers enables a CPU to run faster, since it can access and store data on registers, instead of the memory, which in turn enables a CPU to run faster. Having too many registers adds unnecessary hardware.
4. Does this processor have to be backward compatible with other microprocessors.
5. What types and sizes of data will the microprocessor deal with?
6. Are interrupts needed?
7. Are conditional instructions needed?

# 3.4 Creating a simple Instruction Set 

Designing a simple microprocessor fit for maybe a microwave will involve integrating the following models:

1. Memory model
2. Register model
3. Instruction set

### 3.4.1 Memory Model

- Microprocessor can access 64 K or $2^{\wedge} 16$ byes of memory
- Each byte has 8 bits or $64 \mathrm{~K} \times 8$ of memory.
- I/O is treated as memory access, thus requires same instruction to access I/O as it does to access memory


### 3.4.2 Registers

- Three registers in this microprocessor
- First register is 8-bit accumulator where the result is stored. Also provides one of the operands for instructions requiring two operands.
- Second register $R$ is a 8-bit register that provides the second operands, and also stores in result so that the accumulator can gain access to it.
- Third register is a $Z$ register which is 1 bit. It is either 0 or 1 . If a result of a instruction is 0 then the register is set to 1 otherwise it is set to 0 .


### 3.4.3 Instruction Set

| Instruction | Instruction Code | Operation |
| :---: | :---: | :---: |
| NOP | 00000000 | No Operation |
| LDAC | 00000001 Г | $\mathrm{AC}=\mathrm{M}[\Gamma]$ |
| STAC | 00000010 Г | $\mathrm{M}[\Gamma]=\mathrm{AC}$ |
| MVAC | 00000011 | $\mathrm{R}=\mathrm{AC}$ |
| MOVR | 00000100 | AC = R |
| JUMP | 00000101 Г | GOTO Г |
| JMPZ | 00000110 Г | IF ( $Z=1)$ THEN GOTO Г $\dot{\text { ¢ }}$ |
| JPNZ | 00000111 Г | IF ( $Z=0$ ) THEN GOTO Г |
| ADD | 00001000 | $\begin{gathered} \mathrm{AC}=\mathrm{AC}+\mathrm{R} \text {, If }(\mathrm{AC}+\mathrm{R}=0) \text { Then } \mathrm{Z}=1 \text { Elsis } \mathrm{Z} \\ =0 \end{gathered}$ |
| SUB | 00001001 |  |
| INAC | 00001010 | $\begin{gathered} \mathrm{AC}=\mathrm{AC}+1, \mathrm{If}(\mathrm{AC}+1=0) \text { Then } \mathrm{Z}=1 \\ 0 \end{gathered}$ |
| CLAC | 00001011 | $\mathrm{AC}=0, \mathrm{Z}=1$ |
| AND | 00001100 | $A C=A C \wedge R, \text { If }(A C \underset{Z=0}{\wedge R=0)} \text { Then } Z=$ |
| OR | 00001101 | $A C=A C \vee R, \operatorname{If}(A C \vee R=0)$ Then $Z=1$ Else $Z=0$ |
| XOR | 00001110 | $A C=A C \oplus R, I f(A C \oplus R=0)$ Then $Z=1$ Else |
| NOT | 00001111 | AC=AC',If(AC'=0) Then $\mathrm{Z}=1$ Else $\mathrm{Z}=0$ |

### 3.4.3 Instruction Set (contd)

Note: LDAC uses direct addressing mode. MOVR uses the implicit addressing mode. JUMP uses immediate addressing mode.

### 3.4.4 Implementation

$1+2+\ldots+n$, or
Total $=0$
For I = 1 TO N do (Total = Total + I);
Break Down:
1: Total $=0,1=0$
2: $\mathrm{I}=\mathrm{I}+1$
3: Total = Total + I
4: If $\mathrm{I}=\mathrm{n}$ THEN GOTO 2

### 3.4.4 Implementation (contd)

| Loop: | CLAC | Clear Accumulator |
| :---: | :---: | :---: |
|  | STAC total | Store value 0 to address total |
|  | STAC i | Store value 0 to address i |
|  | LDAC i | Load contents of address i into accumulator |
|  | INAC | Add 1 to the accumulator |
|  | STAC i | Store result from accumulator back to address i |
|  | MVAC | Move result from accumulator into Register R |
|  | LDAC total | Load Total into accumulator |
|  | ADD | Add contents of Register $R$ and accumulator ore it in accumulator |
|  | STAC total | Store Total back to address total |
|  | LDAC $n$ | Load n into accumulator |
|  | SUB | Subtract $R(R=i)$ from AC ( $A C=n$ ) |
|  | JPNZ Loop | If result is not zero then jump back to loop: |

### 3.4.4 Implementation (contd)

| Instruction | $1^{\text {st }}$ Loop | $2^{\text {nd }}$ Loop | 3rd Loop | $4^{\text {th }}$ Loop | $5^{\text {th }}$ Loop |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLAC | AC $=0$ |  |  |  |  |  |
| STAC total | Total $=0$ |  |  |  |  |  |
| STAC I | $\mathrm{I}=0$ |  |  |  |  |  |
| LDAC I | AC $=0$ | AC $=1$ | $A C=2$ | $A C=3$ | $A C=4$ | $\stackrel{\square}{C}$ |
| INAC | AC $=1$ | AC $=2$ | AC $=3$ | AC $=4$ | AC $=5$ | $\stackrel{0}{0}$ |
| STAC I | $\mathrm{I}=1$ | $\mathrm{I}=2$ | $\mathrm{I}=3$ | $\mathrm{I}=4$ | $\mathrm{I}=5$ | $\frac{5}{5}$ |
| MVAC | $\mathrm{R}=1$ | $\mathrm{R}=2$ | $\mathrm{R}=3$ | $\mathrm{R}=4$ | $\mathrm{R}=5$ | E |
| LDAC total | AC $=0$ | AC = 1 | AC $=3$ | AC $=6$ | AC $=10$ | \% |
| ADD | AC $=1$ | AC $=3$ | AC $=6$ | AC $=10$ | AC $=15$ |  |
| STAC total | Total = 1 | Total $=3$ | Total $=6$ | Total $=10$ | Total $=15$ |  |
| LDAC $n$ | AC $=5$ | AC $=5$ | AC $=5$ | AC $=5$ | AC $=5$ |  |
| SUB | AC $=4, \mathrm{Z}=0$ | $\mathrm{AC}=3, \mathrm{Z}=0$ | $\mathrm{AC}=2, \mathrm{Z}=0$ | AC $=1, \mathrm{Z}=0$ | $A C=0, Z=1$ |  |
| JPNZ Loop | JUMP | JUMP | JUMP | JUMP | NO JUMP |  |

### 3.4.5 Analysis of Instruction Set, and Implementation

- Cannot have value greater then 255 , therefore $n$ has to be less then or equal to 22
- Is it complete? For simple hardware, maybe. Not enough to be implemented in a PC.
- Fairly orthogonal; however by eliminating OR and implementing by AND and NOT, we can reduce the amount of hardware used.
- Not enough registers.


# 3.5 8085 Microprocessor Instruction Set Archtecture 

- Processor has practical applications. Examples include the Sojourner robot.
- Contains several registers including the accumulator register, A.
- Other registers include B,C,D,E,H,L.
- Some are accessed as pairs. Pairs are not arbitrary. B and $\mathrm{C}, \mathrm{D}$ and $\mathrm{E}, \mathrm{H}$ and L .
- SP is a 16 bit stack pointer register pointing to the top of the stack.


### 3.5 8085 Microprocessor Instruction Set Archtecture

Contains five flags known as flag registers:

- Sign flag, S indicates sign of a value
- Zero flag, Z, tells if a arithmetic or logical instruction produced 0 for a result.
- Parity flag, P, is set to 1 if result contains even number of 1's
- Carry flag, CY, is set when an arithmetic operation generates a carry out.


### 3.5 8085 Microprocessor Instruction Set Archtecture

- Auxiliary carry flag, generates a carry out from a lower half of a result to a upper half.
Example:
$00001111+00001000=00010111$
- IM register used for enable and disable interrupts, and to check pending interrupts.
3.5.2 8085 Microprocessor Instruction Set

Contains a total of 74 instructions.

| $R, R 1$, <br> $R 2$ | 8 bit registers representing A, B, C, D, E, H or L |
| :--- | :--- |
| $M$ | Indicates memory location |
| RP | Indicates register pair such as BC, DE, HL, SP |
| $\Gamma$ | 16 bit address representing address or data value. |
| $n$ | 8 -bit address or data value stored in memory immediately <br> after the opcode |
| Cond | Condition for conditional instructions. NZ $(Z=0), Z(Z=$ <br> $1), P(S=0), N(S=1), P O(P=0), P E(P=1), N C(C Y$ <br> $=0), C(C Y=1)$ |

### 3.5.2 Data movemement instruction for the 80855 microprocessor

| Instruction | Operation |
| :---: | :---: |
| NOP | No operation |
| MOV r1, r2 | $\mathrm{r} 1=\mathrm{r} 2$ |
| MOV r, M | $\mathrm{r} 1=\mathrm{M}[\mathrm{HL}]$ |
| MOV M, r | $\mathrm{M}[\mathrm{HL}]=\mathrm{r}$ |
| MVI r, n | $\mathrm{r}=\mathrm{n}$ |
| MVI M, n | $\mathrm{M}[\mathrm{HL}]=\mathrm{n}$ |
| LXI rp, Г | $\mathrm{rp}=\Gamma$ |
| LDA Г | $\mathrm{A}=\mathrm{M}[\mathrm{\Gamma}]$ |
| STA Г | $\mathrm{M}[\mathrm{\Gamma}]=\mathrm{A}$ |
| LHLD Г | HL = M [ $\Gamma$ ], M $[\Gamma+1]$ |
| SHLD $\Gamma$ | $\mathrm{M}[\Gamma], \mathrm{M}[\Gamma+1]=\mathrm{HL}$ |
| LDAX rp | $\mathrm{A}=\mathrm{M}[\mathrm{rp}](\mathrm{rp}=\mathrm{BC}, \mathrm{DE})$ |
| STAX rp | $\mathrm{M}[\mathrm{rp}]=\mathrm{A}(\mathrm{rp}=\mathrm{BC}, \mathrm{DE})$ |
| XCHG | $D E \leftrightarrow H L$ |
| PUSH rp | Stack $=$ rp ( $\mathrm{rp}=\mathrm{SP}$ ) |
| PUSH PSW | Stack $=$ A, flag register |
| POP rp | rp = Stack ( $\mathrm{rp}=$ / SP) |
| POP PSW | A, flag register = Stack |
| XTHL | HL $\leftrightarrow$ Stack |
| SPHL | SP = HL |
| IN n | A = input port n |
| OUT n | Output port $\mathrm{n}=\mathrm{A}$ |

3.5.2 Data operation instruction for the 80855 microprocessor

| Instruction | Operation | Flags |
| :---: | :---: | :---: |
| ADD r | $A=A+r$ | All |
| ADD M | $A=A+M[H L]$ | All |
| ADI $n$ | $A=A+n$ | All |
| ADC r | $\mathrm{A}=\mathrm{A}+\mathrm{r}+\mathrm{CY}$ | All |
| ADC M | $A=A+M[H L]+C Y$ | All |
| ACI n | $A=A+n+C Y$ | All |
| SUB r | $\mathrm{A}=\mathrm{A}-\mathrm{r}$ | All |
| SUB M | $\mathrm{A}=\mathrm{A}-\mathrm{M}[\mathrm{HL}]$ | All |
| SUI $n$ | $\mathrm{A}=\mathrm{A}-\mathrm{n}$ | All |
| SBB r | $\mathrm{A}=\mathrm{A}-\mathrm{r}-\mathrm{CY}$ | All |
| SBB M | $\mathrm{A}=\mathrm{A}-\mathrm{M}[\mathrm{HL}]-\mathrm{CY}$ | All |
| SBI $n$ | $\mathrm{A}=\mathrm{A}-\mathrm{n}-\mathrm{CY}$ | All |
| INR r | $r=r+1$ | Not CY |
| INR M | $\mathrm{M}[\mathrm{HL}]=\mathrm{M}[\mathrm{HL}]+1$ | Not CY |
| DCR r | $r=r-1$ | Not CY |
| DCR M | $\mathrm{M}[\mathrm{HL}]=\mathrm{M}[\mathrm{HL}]$ - 1 | Not CY |
| INX rp | $r p=r p+1$ | None |
| DCX rp | $\mathrm{rp}=\mathrm{rp}-1$ | None |
| DAD rp | $\mathrm{HL}=\mathrm{HL}+\mathrm{rp}$ | CY |
| DAA | Decimal adjust | All |
| ANA r | $A=A \wedge r$ | All |
| ANA M | $A=A \wedge M[H L]$ | All |

3.5.2 Data operation instruction for the 80855 microprocessor

| Instruction | Operation | Flags |
| :---: | :---: | :---: |
| ANI n | $A=A \wedge n$ | All |
| ORA r | $A=A \vee r$ | All |
| ORA M | $A=A \vee M[H L]$ | All |
| ORI $n$ | $A=A \vee n$ | All |
| XRA r | $\mathrm{A}=\mathrm{A} \oplus \mathrm{r}$ | All |
| XRA M | $A=A \oplus M[H L]$ | All |
| XRI n | $\mathrm{A}=\mathrm{A} \oplus \mathrm{n}$ | All |
| CMP r | Compare A and r | All |
| CMP M | Compare A and M[HL] | All |
| CPIn | Compare $A$ and $n$ | All |
| RLC | $C Y=A 7, A=A(6-0), A 7$ | CY |
| RRC | $\mathrm{CY}=\mathrm{A} 0, \mathrm{~A}=\mathrm{A} 0, \mathrm{~A}(7-1)$ | CY |
| RAL | $\mathrm{CY}, \mathrm{A}=\mathrm{A}, \mathrm{CY}$ | CY |
| RAR | A, CY = CY, A | CY |
| CMA | A $=\mathrm{A}^{\prime}$ | None |
| CMC | $C Y=C Y '$ | CY |
| STC | $C Y=1$ | CY |

3.5.2 Program control instruction

| Instruction | Operation |
| :--- | :--- |
| JUMP $\Gamma$ | GOTO $\Gamma$ |
| J cond $\Gamma$ | If condition is true then GOTO $\Gamma$ |
| PCHL | GOTO address HL |
| CALL $\Gamma$ | Call subroutine at $\Gamma$ |
| C cond $\Gamma$ | If condition is true then call subroutine <br> at $\Gamma$ |
| RET | Return from subroutine |
| R cond | If condition is true then return from |
| subroutine |  |

### 3.5.3. A Simple 8085 Program

1: $i=n$, sum $=0$
2: sum = sum $+\mathrm{i}, \mathrm{i}=\mathrm{i}-1$
3: IF $\mathbf{i} \neq 0$ then GOTO 2
4: total = sum


### 3.5.3 Execution trace

| Instruction | 1st Loop | 2nd Loop | 3rd Loop | 4th Loop | 5th Loop |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LDA n <br> MOV B, A | $\mathrm{B}=5$ |  |  |  |  |
| XRA A | $\mathrm{A}=0$ |  |  |  |  |
| ADD B | $\mathrm{A}=5$ | $\mathrm{~A}=9$ | $\mathrm{~A}=12$ | $\mathrm{~A}=14$ | $\mathrm{~A}=15$ |
| DCR B | $\mathrm{B}=4$, <br> $Z=0$ | $\mathrm{B}=3$, <br> $\mathrm{Z}=0$ | $\mathrm{B}=2$, <br> $\mathrm{Z}=0$ | $\mathrm{B}=1$, <br> $Z=0$ | $\mathrm{B}=0$, <br> $\mathrm{Z}=1$ |
| JNZ Loop | JUMP | JUMP | JUMP | JUMP | NO JUMP |
| STA total |  |  |  |  | total = 15 |

### 3.5.4 Analyzing the 8085 ISA

- Instruction set more complete then the simple CPU, however not sufficient enough for a PC.
- Able to use subroutines, and interrupts
- It is fairly orthogonal.
- Has sufficient number of registers


## 8085 ASSEMBLER DIRECTIVES

Assembler directives are instructions to the assembler concerning the program being assembled. They are not translated into machine code or assigned any memory locations in the object file.
Assembler
Directive Example Description
ORG
(origin)
org 20 The next block of instructions or data
should be stored in memory locations
starting at 2010. Either hex or decimal
numbers are acceptable.
END end start End of assembly. A HLT instruction may suggest the end of a program, but does not necessarily mean it is the end of assembly. "start" is the label at the beginning of the program*.

- EQU
- (equate)
- lookup equ 2 The value of the term, lookup, is equal
- to 2. lookup's value may be referred
- by name in the program. Similar to a
- constant statement.
- inbuf equ 2099 The value of the term, inbuf, is 2099.
- This may be the memory location used
- as an input buffer.
- DB
- (define byte)
- data: db 34
- or
- data: db 34
- db A2
- db 93
- Initialises an area byte by byte.
- Assembled bytes of data are stored in
- successive memory locations until all
- values are stored. The label is
- optional and may be used as the
- memory location of the beginning of
- the data.
- DW
- (define word)
- long: dw 2050 Initialises an area two bytes at a time.
- DS
- (define storage)
- table: ds 10 Reserves a specified number of
- memory locations. In this example,
- 10 memory locations are reserved for
- "table". The label may be used as the
- memory location of the beginning of
- the block of memory.

