## BASIC COMPUTER ORGANIZATION AND DESIGN

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

### **INTRODUCTION**

- Every different processor type has its own design (different registers, buses, microoperation, machine instructions, etc)
- Modern processor is a very complex device
- It contains
  - Many registers
  - Multiple arithmetic units, for both integer and floating point calculations
  - The ability to pipeline several consecutive instructions to speed execution
  - Ftc
- However, to understand how processors work, we will start with a simplified processor model
- This is similar to what real processors were like ~25 years ago
- M. Morris Mano introduces a simple processor model he calls the *Basic Computer*
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

## **Basic Computer**

- The Basic Computer has two components, a processor and memory
- The memory has 4096 words in it
  - -4096 = 212, so it takes 12 bits to select a word in memory
- Each word is 16 bits long


## **INSTRUCTIONS**

- Program
  - A sequence of (machine) instructions
- (Machine) Instruction
  - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an *Instruction Register* (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

## INSTRUCTION FORMAT

- A computer instruction is often divided into two parts
  - An *opcode* (Operation Code) that specifies the operation for that instruction
  - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 212) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the *addressing mode* (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode

## **Instruction Format**



### ADDRESSING MODES


- The address field of an instruction can represent either
  - Direct address: the address in memory of the data to use (the address of the operand), or
  - Indirect address: the address in memory of the address in memory of the data to use
- Effective Address (EA)
  - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction


### PROCESSOR REGISTERS

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the *Program Counter* (PC) that holds the memory address of the next instruction to get
  - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The *Address Register* (AR) is used for this
  - The AR is a 12 bit register in the Basic Computer
- When an operand is found, using either direct or indirect addressing, it is placed in the *Data Register* (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single *general purpose register* the *Accumulator* (AC)

## PROCESSOR REGISTERS

- The significance of a general purpose register is that it can be referred to in instructions
  - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
  - Input devices are considered to send 8 bits of character data to the processor
  - The processor can send 8 bits of character data to output devices
- The *Input Register* (INPR) holds an 8 bit character gotten from an input device
- The Output Register (OUTR) holds an 8 bit character to be send to an output device






	List of BC Registers							
	DR	16	Data Register Holds memory operand					
	AR	12	Address Register	Holds address for memory				
	AC	16	Accumulator	Processor register				
	IR	16	Instruction Registe	er Holds instruction code				
	PC	12	Program Counter	Holds address of instruction				
	TR	16	<b>Temporary Register</b>	Holds temporary data				
	INPR	8	Input Register	Holds input character				
ı	OUTR	8	Output Register	Holds output character				

## **COMMON BUS SYSTEM**

- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers

## COMMON BUS SYSTEM



## **COMMON BUS SYSTEM**

## $S_0$ $S_1$ $S_2$

- Three control lines, S2, S1, and S0 control which register the bus selects as its input
- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
  - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions


### MYcsvtu Notes

• When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

### **BASIC COMPUTER INSTRUCTIONS**

• Basic Computer Instruction Format





# Register-Reference Instructions (OP-code = 111, I = 0)

15		•	2	0
0	1	1	Register	

# Input-Output Instructions

# (OP-code = 111, I = 1)

15			12		0
1	1	1		I/O	

AND memory word to AC

### **BASIC COMPUTER INSTRUCTION**

0xxx 8xxx

Symbol I = 0 I = 1 Description

ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
<b>CME</b>	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instr. if AC is positive

AND

SNA SZA	7008 7004	Skip next instr. if AC is negative Skip next instr. if AC is zero
SZE	7002	Skip next instr. if E is zero
HLT	7001	Halt computer
INP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrupt on
IOF	F040	Interrupt off

### INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

Instruction Types

**Functional Instructions** 

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

**Transfer Instructions** 

- Data transfers between the main memory and the processor registers
- LDA, STA

### **Control Instructions**

- Program sequencing and control
- BUN, BSA, ISZ

## Input/Output Instructions

- Input and output
- INP, OUT


### **CONTROL UNIT**

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
  - CU is made up of sequential and combinational circuits to generate the control signals
- *Microprogrammed* Control
  - A control memory on the processor contains microprograms that activate the necessary control signals

• We will consider a hardwired implementation of the control unit for the Basic Computer


## TIMING AND CONTROL

Control unit of Basic Computer



## TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example: T0, T1, T2, T3, T4, T0, T1, . . . Assume: At time T4, SC is cleared to 0 if decoder output D3 is active.



## INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
  - 1. Fetch an instruction from memory
  - 2. Decode the instruction
  - 3. Read the effective address from memory if the instruction has an indirect address
  - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- *Note*: Every different processor has its own (different) instruction cycle
- In Basic Computer, a machine instruction is executed in the following cycle:
  - 1. Fetch an instruction from memory

## MYcsvtu Notes

- 2. Decode the instruction
- 3. Read the effective address from memory if the instruction has an indirect address
- 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- *Note*: Every different processor has its own (different) instruction cycle

## INSTRUCTION CYCLE


FETCH and DECODE

Fetch and Decode


T0: AR ←PC (S0S1S2=010, T0=1)

T1:  $IR \leftarrow M [AR], PC \leftarrow PC + 1 (S0S1S2=111, T1=1)$ 

T2: D0, ..., D7  $\leftarrow$  Decode IR(12-14), AR  $\leftarrow$  IR(0-11), I  $\leftarrow$  IR(15)



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3:  $AR \leftarrow M[AR]$ D'7I'T3: Nothing

D7I'T3: Execute a register-reference instruction

D7IT3:Execute an input-output instruction

### REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

$$D7 = 1, I = 0$$

- Register Ref. Instruction. is specified in b0 ~ b11 of IR
- Execution starts with timing signal T3

r = D7 I'T3 => Register Reference Instruction Bi = IR(i), i=0,1,2,...,11

```
SC \leftarrow 0
CLA |B<sub>11</sub>:
                       AC \leftarrow 0
CLE | B<sub>10</sub>:
                       E \leftarrow 0
                       AC ← AC'
CMA B<sub>9</sub>:
                       E ← E'
CME B<sub>8</sub>:
CIR B<sub>7</sub>:
                       AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
CIL
                       AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
        B_6:
INC
                       AC \leftarrow AC + 1
       dB<sub>5</sub>:
SPA B4:
                       if (AC(15) = 0) then (PC \leftarrow PC+1)
                       if (AC(15) = 1) then (PC \leftarrow PC+1)
SNA B<sub>3</sub>:
                       if (AC = 0) then (PC \leftarrow PC+1)
SZA IB<sub>2</sub>:
                       if (E = 0) then (PC \leftarrow PC+1)
<del>SZE ∤B₁:</del>
HLT rB₀:
                       S \leftarrow 0 (S is a start-stop flip-flop)
```

## MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	$D_0$	$AC \leftarrow AC \land M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	$D_2$	AC ← M[AR]
STA	$D_3$	M[AR] ← AC
BUN	D <sub>4</sub> F	PC ← AR
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
TSZ	$D_6$	$M[AR] \leftarrow M[AR] + 1$ , if $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

The effective address of the instruction is in AR and was placed there during timing signal T2 when I=0, or during timing signal T3 when I=1

- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T4

```
AND to AC D0T4: DR \leftarrow M[AR] \qquad \text{Read operand} \\ D0T5: AC \leftarrow AC \land DR, SC \leftarrow 0 \qquad \text{AND with AC} \\ \text{ADD to AC} \\ D1T4: DR \leftarrow M[AR] \qquad \text{Read operand} \\ D1T5: AC \leftarrow AC + DR, E \leftarrow \text{Cout, SC} \leftarrow 0 \text{Add to AC and store carry} \\ \text{In E} \\ \end{array}
```

## MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

D2T4: DR  $\leftarrow$  M[AR]

D2T5: AC  $\leftarrow$  DR, SC  $\leftarrow$  0

STA: Store AC

D3T4: M[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0


**BUN: Branch Unconditionally** 

D4T4: PC  $\leftarrow$  AR, SC  $\leftarrow$  0

BSA: Branch and Save Return Address

 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$ 

Memory, PC, AR at time T4



## MEMORY REFERENCE INSTRUCTIONS

BSA:

D5T4: M[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR + 1

D5T5: PC  $\leftarrow$  AR, SC  $\leftarrow$  0


ISZ: Increment and Skip-if-Zero

D6T4: DR  $\leftarrow$  M[AR]

D6T5: DR  $\leftarrow$  DR + 1

D6T4: M[AR]  $\leftarrow$  DR, if (DR = 0) then (PC  $\leftarrow$  PC + 1), SC  $\leftarrow$  0


FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS



### INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer

• Input-Output Configuration



*INPR* Input register - 8 bits

OUTR Output register - 8 bits

FGI Input flag - 1 bit

FGO Output flag - 1 bit

*IEN* Interrupt enable - 1 bit

- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to *synchronize* the timing difference between I/O device and the computer

### INPUT-OUTPUT INSTRUCTIONS

	p:	$SC \leftarrow 0$	Clear SC
INP	pB11:	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
OUT	pB10:	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output char. from AC
SKI	pB9:	if(FGI = 1) then (PC $\leftarrow$ PC + 1)	Skip on input flag
SKO	pB8:	if(FGO = 1) then (PC $\leftarrow$ PC + 1)	Skip on output flag
ION	pB7:	$IEN \leftarrow 1$	Interrupt enable on

IOF pB6: IEN  $\leftarrow 0$ 

Interrupt enable off

## PROGRAM-CONTROLLED INPUT/OUTPUT

- Program-controlled I/O
- Continuous CPU involvement I/O takes valuable CPU time
- CPU slowed down to I/O speed
- Simple
- Least hardware

## Input

## Output

LOOP,	LDA	DATA
LOP,	SKO	DEV
	BUN	LOP
	OUT	DEV

## INTERRUPT INITIATED INPUT/OUTPUT

Open communication only when some data has to be passed --> *interrupt*.


- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.

IEN (Interrupt-enable flip-flop

can be set and cleared by instructions

- when cleared, the computer cannot be interrupted


## FLOWCHART FOR INTERRUPT CYCLE




The interrupt cycle is a HW implementation of a branch and save return address operation.

- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

## REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE





Register Transfer Statements for Interrupt Cycle

- R F/F 
$$\leftarrow$$
 1 if IEN (FGI + FGO)T0'T1'T2'   
  $\Leftrightarrow$  T0'T1'T2' (IEN)(FGI + FGO): R  $\leftarrow$  1

- The fetch and decode phases of the instruction cycle must be modified \Replace T0, T1, T2 with R'T0, R'T1, R'T2
- The interrupt cycle:


RT0:  $AR \leftarrow 0$ ,  $TR \leftarrow PC$ 

RT1:  $M[AR] \leftarrow TR, PC \leftarrow 0$ 

RT2:  $PC \leftarrow PC + 1$ ,  $IEN \leftarrow 0$ ,  $R \leftarrow 0$ ,  $SC \leftarrow 0$ 

## COMPLETE COMPUTER DESCRIPTION

Flowchart of Operations



## COMPLETE COMPUTER DESCRIPTION

```
Fetch
                                                       AR ← PC
                             R′T₀:
                                                       IR \leftarrow M[AR], PC \leftarrow PC + 1
                             R′T₁:
Decode
                                                       D0, ..., D7 ← Decode IR(12 ~ 14),
                             R'T<sub>2</sub>:
                                                                  AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
Indirect
                                                       AR \leftarrow M[AR]
                             D_7'IT_3:
\begin{array}{c} \text{Interrupt} \\ \text{$T_0'$T}_1'\text{$T_2'$(IEN)(FGI+FGO):} \end{array}
                                                       R ← 1
                                                       AR \leftarrow 0, TR \leftarrow PC
                             RT<sub>0</sub>:
                                                       M[AR] \leftarrow TR, PC \leftarrow 0
                             RT₁:
                                                       PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                             RT<sub>2</sub>:
Memory-Reference
    AND
                                                       DR \leftarrow M[AR]
                             D_0T_4:
                                                       AC \leftarrow AC \land DR, SC \leftarrow 0
                             D_0T_5:
    ADD
                                                       DR \leftarrow M[AR]
                             D₁T₄:
                                                       AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                             D_1T_5:
    LDA
                                                       DR \leftarrow M[AR]
                             D_2T_4:
                                                       AC \leftarrow DR, SC \leftarrow 0
                             D_2T_5:
    STA
                                                       M[AR] \leftarrow AC, SC \leftarrow 0
                             D_3T_4:
    BUN
                                                       PC \leftarrow AR, SC \leftarrow 0
                             D_4T_4:
    BSA
                                                       M[AR] \leftarrow PC, AR \leftarrow AR + 1
                             D_5T_4:
                                                       PC \leftarrow AR, SC \leftarrow 0
                             D_5T_5:
    ISZ
                                                       DR \leftarrow M[AR]
                             D_6T_4:
                                                       DR ← DR + 1
                             D_6T_5:
                                                       M[AR] \leftarrow DR, if (DR=0) then (PC \leftarrow PC + 1),
                             D<sub>6</sub>T<sub>6</sub>:
                                                       SC ← 0
```

Register-Reference							
$D_7I'T_3 = r$	(Common to all register-reference instr)						
$IR(i) = B_i$	(i = 0,1,2,, 11)						
r:	SC ← 0						
rB₁₁:	$AC \leftarrow 0$						
rB₁₀:	<b>E</b> ← <b>0</b>						
rB₀:	$AC \leftarrow AC'$						
rB <sub>8</sub> :	E ← E′						
rB <sub>7</sub> :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$						
rB₀:	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$						
rB₅:	AC ← AC + 1						
rB₄:	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$						
rB₃:	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$						
rB <sub>2</sub> :	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$						
rB₁:	If(E=0) then (PC ← PC + 1)						
rB₀:	S ← 0 ′						
$D_7IT_3 = p$	(Common to all input-output instructions)						
$IR(i) = B_i$	(i = 6,7,8,9,10,11)						
p:	SC ← 0						
pB₁₁:	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$						
pB <sub>10</sub> :	OUTR $\leftarrow$ AC(0-7), FGO $\leftarrow$ 0						
pB <sub>9</sub> :	If(FGI=1) then (PC ← PC + 1)						
pB <sub>8</sub> :	If(FGO=1) then (PC ← PC + 1)						
pB <sub>7</sub> :	IEN ← 1						
pB <sub>6</sub> :	<b>IEN</b> ← 0						
	D <sub>7</sub> I/T <sub>3</sub> = r IR(i) = B <sub>i</sub> r: rB <sub>10</sub> : rB <sub>9</sub> : rB <sub>8</sub> : rB <sub>7</sub> : rB <sub>6</sub> : rB <sub>5</sub> : rB <sub>4</sub> : rB <sub>2</sub> : rB <sub>1</sub> : rB <sub>0</sub> : D <sub>7</sub> IT <sub>3</sub> = p IR(i) = B <sub>i</sub> p: pB <sub>10</sub> : pB <sub>9</sub> : pB <sub>9</sub> : pB <sub>8</sub> :						

# **DESIGN OF BASIC COMPUTER(BC)**

Hardware Components of BC A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops (Status):

I, S, E, R, IEN, FGI, and FGO Decoders:

a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits Control logic gates:

Adder and Logic circuit: Connected to AC

Control Logic Gates

### MYcsvtu Notes

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S2, S1, S0 Controls to select a register for the bus
- AC, and Adder and Logic circuit

## CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:

R'T0:  $AR \leftarrow PC$  LD(AR)R'T2:  $AR \leftarrow IR(0-11)$  LD(AR)D'7IT3:  $AR \leftarrow M[AR]$  LD(AR)RT0:  $AR \leftarrow 0$  CLR(AR)D5T4:  $AR \leftarrow AR + 1$  INR(AR)

LD (AR) = RT0 + RT2 + D7IT3 CLR(AR) = RT0

INR(AR) = D5T4


## CONTROL OF FLAGS

IEN: Interrupt Enable Flag


pB7: IEN  $\leftarrow$  1 (I/O Instruction) pB6: IEN  $\leftarrow$  0 (I/O Instruction)

RT2: IEN  $\leftarrow$  0 (Interrupt)

p = D7IT3 (Input/Output Instruction)




CONTROL OF COMMON BUS



<b>x</b> 1	<b>x2</b>	х3	<b>x4</b>	х5	x6	<b>x7</b>	S2	<b>S</b> 1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR



## **DESIGN OF ACCUMULATOR LOGIC**

Circuits associated with AC

All the statements that change the content of AC

D0T5:  $AC \leftarrow AC \land DR$  AND with DR D1T5:  $AC \leftarrow AC + DR$  Add with DR D2T5:  $AC \leftarrow DR$  Transfer from DR pB11:  $AC(0-7) \leftarrow INPR$  Transfer from INPR

rB9: $AC \leftarrow AC'$ ComplementrB7: $AC \leftarrow \text{shr AC}, AC(15) \leftarrow E$ Shift rightrB6: $AC \leftarrow \text{shl AC}, AC(0) \leftarrow E$ Shift leftrB11: $AC \leftarrow 0$ ClearrB5: $AC \leftarrow AC + 1$ Increment

CONTROL OF AC REGISTER

Gate structures for controlling the LD, INR, and CLR of AC

ALU (ADDER AND LOGIC CIRCUIT)

One stage of Adder and Logic circuit

